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I. INTRODUCTION
Modeling procedures are being developed
to describe the characteristics of integrated
circuits for computer analys a and design. These
rnodels apply to planar diffused, thin and thick
film, MOS and hybrid IC's. They depend to a
large extent upon how well components are iso-
lated from each other in the same circuit. For
example, when a transistor is fabricated on a
substrate and is well isolated front the remainder
of the circuit, the model would be identical to the
discrete transistor model. However, more com-
monly, there is considerable interaction between
elements of an IC, either at boundaries or through
the substrate. These interaction, usually dis-
tributed in nature, require the use of approxi-
mation techniques to predict the performance of
the circuit. The problem of obtaining and using
IC models is additionally complicated by nun-
linear and high frequency effects.
Developmer:t of analysis and design
techniques including all of these factors is pro-
hibitively difficult, even with the aid of a com-
puter. The speed and storage capacity of a com-
puter are used most efficiently when a suitable
model has been selected based upon good engi-
neering judgement. Procedures for modeling the
geometrical and material structure of IC'e must
therefore be based upon a compromise between
accurate representation of the physical processes
and simplification through approximation tech-
niques which distinguish clearly between first
order and higher order effects.
The IC modeling procedures described
in this paper are both: a review of those presently
employed in available computer programs and
newly propC3ed techniques which appear promising
for future programs. This includes a description
of the commonly used elemental-equivalent
modeling technique as wa-11 as approaches which
retain the distributed nature of the IC structure.
Lumped-parameter modeling of IC's, which pro-
ceeds directly from the material and gecmetrical
characteristics of the structure, is developed and
applied to model a typical integrated circuit com-
ponent. Modeling of .%40S integrated circuits,
which are finding wide applicati
is described in this paper as well as rr. iels of
thin and thick film integrated circuits.
II. PLANAR DIFFUSED IC h10, '.LS
Integrated circuits fabricated by the planar
diffusion process result in components defined
within a single crystalline substrate by regions
of alternate doping and are electrically isolated
by either reverse-biased ^N junction boundaries
or dielectric regions. 1 In the dielectrically-iso-
lated planar-diffused IC, leakage currents between
circuit elements are minimized and these element
may therefore be represented by discrete equiva-
lent circuit models with capacitors placed betwt%
appropriate terminals to represent displacement
currents. 2 However, when reverse-biased PN
junctions are employed to isolate circuit compo-
nents, the model must include the parasitic effect
of these junctions.
A typical PN junction-isolated IC is shown ir.
Fig. 1. The NPN transistor fabricated in the
planar diffused IC is modelled by two discrete
transistors--an intrinsic NPN that represents the
desired transistor and a PNP that represents the
parasitic junction effects. The intrinsic transistor
is drawn in solid lines while the parasitic transis-
tor, drawn in dashed lines, has its c ollector la-
beled substrate. Each of these devices is rnodelle
according to its discrete equivalent circuit, de-
pending on the signal amplitude and frequency of
operation. 2 The diode, resistor and capacitor are
modelled in a similar fashion, with their para-
sitic elements. The equivalent circuit of an IC
gate modelled in this manner is illustrated in Fig.
2.
For greater accuracy over a wider range of
operation, a distributed model is useful. 3 Con-
sider the diffused resistor in Fig. 3. In the
model, Fig. 4, 1 is the resistance per unit length.
The 'Isolation junction between the P and N regions
is represented by a parallel combination of ideal
diodes with their associated capacitances, dis-
tributed along the junction. The parallel combi-
nation of capacitance C j and ideal diode represents
the isoiation junction between the heavily doped N
and substrate regions. The number of elements
e distributed model varies depending
on' he d osired accuracy. In the final model, the
distributed resistance is represented by a T-see
tion as shown in the M-stage schematic represen-
tation of Fig. 5.
An example of a distributed model of a
bipolar NPN transistor is illustrated in Fig. 6
together with the model schematic. 4 Note that
within each of the five regions the model is uni-
formly distributed. Each region of the model cor-
responds to its physical counterpart.
A more complex approach, the lumped-
parameter method, 5 , is required for circuits that
operate over a wide range of environmental con-
ditions. It is based directly on the physics of the
structure and may be employed to model thermal
gradients, high minority carrier level and electro-
magnetic, nuclear ana cosmic radiation effects.
The method differs from the distributed parameter
technique in the way the physical structure is pAr-
titioned for modeling. Instead of dividing the
structure into equivalent diodes and associated
capacitances, the matierial id separated into non-
uniform lumps, each representing a significant
portion of the structure. A 3-lump model of a
typical diode structure is represented in Fi i,p 7.
Observe that the hole and electron currents enter-
ing each node divide into drift and diffusion com-
ponents flowing to the next lump and the recom-
bination and storage effects within each lump.
As an illustration of the lumped-para-
meter modeling technique, the device character-
istics of the TJ10A diode were calculated by corn-
puter over a range of current from 5x10` 5
 to
5x10 3 milliamperes. An iteration technique was
employed to determine the electric field in the
bulk region at the hig4 injection levels of current
through the junction. " Fig. 8 shows the results
of this calculation compared with experimental
data taken on the diode. Note the close agreement
between the computer calculations and experi-
mental data over approximately six orders of
magnitude (low, modera^e and high carrier con-
centrations). Above one Ampere the experimental
data exhibits rapid falloff due to heating effects,
which were not included in the calculations, The
lumped-parameter modeling technique can be ex-
tended to include spatial-dependent ellfects within
IC's. At present, only the NASAP 7 and SCEPTRES
computer programs are capable of applying the
lumped models.
LII. MODELING THIN AND THICK
FILM IC's
(silicon), Film components deposited on passive
substrates are well isolated from each other and
may be considered ^s closely placed discrete com-
ponents with few interactions. The only exception
to this modeling guideline is for distr*bated RC
structures, illustrated in Fig. 9. The model for
this structure, shown in FiS. 10, is a finite trans -
mission line with distributed resistance and capa-
citance. 9 Th4 describing parameters for distrib-
uted RC structures are transcendental functions10
which can be manipulated readily by computer.
Films on active substrates containing active
devices are deposited there to reduce the inter-
actions between components and the substrate,
thereby increasing the quality of the passive com-
ponents compared with planar diffused elements.
Here again, the interactions are small and the com-
ponents -may be represented by discrete model
representations. Thin-film transistors are model-
led in a manner similar to the MOS-FET's des-
cribed in the next section.
IV. MODELING MOS-FET INTEGRATED
CIRCUITS
MOS-FET integrated circuits are being
used extensively in large arrays because of their
area-per-function advantage ratio of between 5
and 10 over the equivalent bipolar IC's. 11 Con-
side'rable information is available concerning the
operation and models of discrete MOS device, 12
-illustrated in Fag. 11. The primary difference
between discrete MOS-FET operation and their
characteristics in large arrays of IC's is their
interaction through the common substrate between
devices. 13 The MOS-FET transfer curves (IT)
as a function of VG) shifts with res pect to gate
voltage VG as the substrate is back-based. Fig.
12 shows the typical variation of threshold volt-
age VTP with va=-ration of substrate -to -source
voltage V B , where VX is the effective change
in VTP from the VB=O value and K B is an em-
pirical fit constant.
The model for an integrated MOS transistor
is shown in Fig. 13, showing the effect of sub-
strate voltage V B . This model may be repre-
sented in the form shown in Fig. 14, where the
controlled current source is a function of the gate
and substrate voltages. 14 This model was em-
ployed in calculating the response of a two-input
complementary NOR gate IC.
V. CONCLUSIONS
Film circuits may be divided into the fol-
	
Procedures for modeling integrated cir-
lowing categories; films on passive substrates
	
cuits are ,
 based upon a compromise between ac-
(ceramic or glass) and films on active substrates	 curate representation of the physical processes
Available to NP,9"% Q ices and
Ruearch GeAc:^G CPiy.
aand simplification through approximation tech-
niques, In most applications, the elemental-
equivalent modeling technique, which consists of
using the discrete device representations of the
intrinsic and parasitic elements, is sufficient to
obtain approximate response computer solutions.
However, over a wider range of operating and
environmental conditions, the distributed and
lumped-parameter models must be employed for
accurate results. Large MOS-FET arrays may
be modelled for computer analytiis and design by
including the effect of substrate voltage on the
gate threshold in +ht discrete device model.
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